Skip to main content
Integrated Intelligent Systems Lab
I2S
Integrated Intelligent Systems Lab
Home
People
All People
Principal Investigator
Research Scientists
Research Staff
Postdoctoral Fellows
Students
I2S Projects
Collaborators
Resources and Downloads
Join I2S
LFSR
Fibonacci-based hardware post-processing for non-autonomous signum hyperchaotic system
1 min read ·
Sat, Apr 27 2013
News
PRNG
Circuits
hyperchaotic
LFSR
bhinav AMansingka, et al., "Fibonacci-based hardware post-processing for non-autonomous signum hyperchaotic system." In 2013 International Conference on IT Convergence and Security (ICITCS), 2013, 1. This paper presents a hardware implementation of a robust non-autonomous hyperchaotic-based PRNG driven by a 256-bit LFSR. The original chaotic output is post-processed using a novel technique based on the Fibonacci series, bitwise XOR, rotation, and feedback. The proposed post-processing technique preserves the throughput of the system and enhances the randomness in the output which is verified