Skip to main content
Integrated Intelligent Systems Lab
I2S
Integrated Intelligent Systems Lab
Home
People
All People
Principal Investigator
Research Scientists
Research Staff
Postdoctoral Fellows
Students
I2S Projects
Collaborators
Resources and Downloads
Join I2S
ODE-based chaotic oscillator
Analysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator
1 min read ·
Wed, Apr 27 2011
News
Circuits
digital implementation
ODE-based chaotic oscillator
Abhinav Mansingka, et al., "Analysis of bus width and delay on a fully digital signum nonlinearity chaotic oscillator." In 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), 2011, 1. Abstract: This paper introduces the first fully digital implementation of a 3rd order ODE-based chaotic oscillator with signum nonlinearity. A threshold bus width of 12-bits for reliable chaotic behavior is observed, below which the system output becomes periodic. Beyond this threshold, the maximum Lyapunov exponent (MLE) is shown to improve up to a peak value at 16-bits and